: Designing a simple circuit (e.g., an AND gate or a Half-Adder) using schematic entry or a Hardware Description Language (HDL).
: Learning the process of writing hardware descriptions, simulating behavior, and downloading the configuration to physical hardware. Common Lab Exercises ACOE201_Lab1 (4).doc
: Understanding the structure of Configurable Logic Blocks (CLBs) and programmable interconnects. : Designing a simple circuit (e
: Assigning package pins to connect design inputs/outputs to the physical switches and LEDs on the Spartan-3E board to verify the circuit works in real-time. : Assigning package pins to connect design inputs/outputs
: Configuring the Xilinx ISE environment and creating a new project.
: Students typically use the Xilinx Spartan-3E Starter Kit, which features an FPGA, LEDs, buttons, and switches.
Based on academic course materials, this lab serves as an introduction to and the design tools required for CPU implementation. Lab 1: Introduction to FPGAs and Design Tools
 |
